Electronic package with optimized lamination process

ABSTRACT

An electronic package and method of formation. A thermally conductive layer having first and second opposing surfaces is provided. A first dielectric layer is laminated under pressurization to the first opposing surface of the thermally conductive layer, at a temperature between a minimum temperature T 1MIN  and a maximum temperature T 1MAX . T 1MAX  constrains the ductility of the first dielectric layer to be at least D 1  following the laminating. T 1MAX  depends on D 1  and on a first dielectric material comprised by the first dielectric layer. A second dielectric layer is laminated under pressurization to the second opposing surface of the thermally conductive layer, at a temperature between a minimum temperature T 2MIN  and a maximum temperature T 2MAX . T 2MAX  constrains the ductility of the second dielectric layer to be at least D 2  following the laminating. T 2MAX  depends on D 2  and on a second dielectric material comprised by the second dielectric layer.

[0001] The present patent application is a continuation-in-part of copending U.S. patent application Ser. No.: 10/067,551, filed Feb. 5, 2002 and entitled “Electronic Package With High Density Interconnect Layer.”

BACKGROUND OF THE INVENTION

[0002] 1. Technical Field

[0003] The present invention relates, in general, to an electronic package for interconnecting a semiconductor chip to a printed circuit board, and in particular, to an organic multi-layered interconnect structure that includes dielectric layers whose ductility is controlled by a processes that laminates the dielectric layers to a thermally conductive layer within the multi-layered interconnect structure during fabrication.

[0004] 2. Related Art

[0005] Organic substrates, such as chip carriers, have been and continue to be developed for many applications. Organic substrates are expected to displace ceramic substrates in many chip carrier applications because of reduced cost and enhanced electrical performance. An organic substrate, such as an organic chip carrier for interconnecting a semiconductor chip to a printed circuit board in an electronic package, may have a surface redistribution layer for redistributing electrical signals from the chip into a larger area so that the chip can properly interface with the printed circuit board.

[0006] As semiconductor chip input/output (I/O) counts increase beyond the capability of peripheral lead devices and as the need for both semiconductor chip and printed circuit board miniaturization increases, area array interconnects will be the preferred method for making large numbers of connections between a semiconductor chip and an organic chip carrier, and between the organic chip carrier and a printed circuit board. If the coefficient of thermal expansion (CTE) of the semiconductor chip, the organic chip carrier, and the printed circuit board are substantially different from one another, industry standard semiconductor chip array interconnections to the organic chip carrier may be subject to high stress during thermal cycling operation. Similarly, the industry standard ball grid array (BGA) interconnections between the organic chip carrier and printed circuit board may also be subject to high stress during operation. Significant reliability concerns may then become manifest by failure of the connections or even failure of the integrity of the semiconductor chip (chip cracking). These reliability concerns significantly inhibit design flexibility. For example, semiconductor chip sizes may be limited or interconnect sizes, shapes and spacing may have to be customized beyond industry standards to reduce these stresses. These limitations may limit the electrical performance advantages of the organic electronic package or add significant cost to the electronic package. Typically, a semiconductor chip has a CTE of 2-3 parts per million per degree Celsius (ppm/° C.) while a standard printed circuit board has a much greater CTE of 17-20 ppm/° C.

[0007] A particular reliability concern is that the surface redistribution layer, which interfaces between the organic substrate and the semiconductor chip, may be susceptible to stresses resulting from thermal cycling of the organic substrate together with a chip solderably coupled with the organic substrate. Such stresses result from a CTE differential between the surface redistribution layer and the remainder of the organic substrate. The ability of the surface redistribution layer to withstand such stresses depends on mechanical properties of the surface redistribution layer. If the redistribution layer cannot accommodate the thermal stresses, then the surface redistribution layer is susceptible to deterioration, such as cracking, which can cause failure of interconnections between the organic chip carrier and semiconductor chip, as well as between the organic chip carrier and printed circuit board. Thus, it is desirable for the surface redistribution layer to include a material having thermal and mechanical properties that enable the redistribution layer to reliably retain its structural integrity during thermal cycling operations.

[0008] Another reliability concern relates to the effect of mechanical properties of dielectric layers within the organic substrate on the ability of the organic substrate to withstand thermal stresses during thermal cycling of the organic substrate. Thus, it is desirable for dielectric layers within the organic substrate to have a mechanical property that promotes an improvement in thermal-cycling fatigue life of the organic substrate.

SUMMARY OF THE INVENTION

[0009] In first embodiments, the present invention provides a method of making a multi-layered interconnect structure, comprising the steps of:

[0010] providing a thermally conductive layer including first and second opposing surfaces;

[0011] laminating a first dielectric layer on said first opposing surface of said thermally conductive layer such that the first dielectric layer includes a first dielectric material, said laminating occurring at a pressure between a minimum pressure of about P_(1MIN) and a maximum pressure of about P_(1MAX) and at a temperature between a minimum temperature of about T_(1MIN) and a maximum temperature of about T_(1MAX), wherein T_(1MAX) constrains a ductility of the first dielectric layer to be at least about D₁ following said laminating, and wherein T_(1MAX) depends on D₁ and on the first dielectric material; and

[0012] laminating a second dielectric layer on said second opposing surface of said thermally conductive layer such that the second dielectric layer includes a second dielectric material, said laminating occurring at a pressure between a minimum pressure of about P_(2MIN) and a maximum pressure of about P_(2MAX) and at a temperature between a minimum temperature of about T_(2MIN) and a maximum temperature of about T_(2MAX), wherein T_(2MAX) constrains a ductility of the second dielectric layer to be at least about D₂ following said laminating, and wherein T_(2MAX) depends on D₂ and on the second dielectric material.

[0013] In second embodiments, the present invention provides a multi-layered interconnect structure, comprising:

[0014] a thermally conductive layer including first and second opposing surfaces;

[0015] a first dielectric layer laminated to said first opposing surface of said thermally conductive layer such that the first dielectric layer includes a first dielectric material and has a ductility of at least about D₁; and

[0016] a second dielectric layer laminated to said second opposing surface of said thermally conductive layer such that the second dielectric layer includes a second dielectric material and has a ductility of at least about D₂.

[0017] In third embodiments, the present invention provides a multi-layered interconnect structure, comprising:

[0018] a thermally conductive layer including first and second opposing surfaces;

[0019] a first dielectric layer compressively coupled to said first opposing surface of said thermally conductive layer under a pressure between a minimum pressure of about P_(1MIN) and a maximum pressure of about P_(1MAX) and at a temperature between a minimum temperature of about T_(1MIN) and a maximum temperature of about T_(1MAX) wherein the first dielectric layer includes a first dielectric material, wherein T_(1MAX) constrains a ductility of the first dielectric layer to be at least about D₁ when the first dielectric layer and the thermally conductive layer are subsequently under atmospheric pressure and at ambient temperature, and wherein T_(1MAX) depends on D₁ and on the first dielectric material; and

[0020] a second dielectric layer compressively coupled to said second opposing surface of said thermally conductive layer under a pressure between a minimum pressure of about P_(2MIN) and a maximum pressure of about P_(2MAX) and at a temperature between a minimum temperature of about T_(2MIN) and a maximum temperature of about T_(2MAX), wherein the second dielectric layer includes a second dielectric material, wherein T_(2MAX) constrains a ductility of the second dielectric layer to be at least about D₂ when the second dielectric layer and the thermally conductive layer are subsequently under atmospheric pressure and ambient temperature, and wherein T_(2MAX) depends on D₂ and on the second dielectric material

[0021] The present invention has the advantage of using a material in the surface redistribution layer that reliably retains its structural integrity during thermal cycling operations and, in particular, satisfies the stringent standards of Thermal Acceptance Testing (TAT), to be described infra.

[0022] The present invention has the advantage of having a high density interconnect layer for providing a direct electrical path from the multi-layered interconnect structure to an external electronic device.

[0023] The present invention has the advantage of using a material in the surface high density interconnect layer that does not include a substance capable of vaporizing during thermal cycling, wherein such vaporization would cause shrinkage of the redistribution layer.

[0024] The present invention has the advantage of providing a high density interconnect layer having an exposed surface that is intrinsically rough. Since the surface roughness facilitates subsequent deposition of conductive metal on the surface, additional process steps to purposefully create surface roughness are avoided.

[0025] The present invention has the advantage of providing dielectric layers within the organic substrate which have a sufficiently high ductility that promotes an improvement in thermal-cycling fatigue life of the organic substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0026]FIG. 1 is a front sectional view of an electronic package that includes a semiconductor chip assembled to a multi-layered interconnect structure, and the multi-layered interconnect structure assembled to a circuitized substrate, in accordance with preferred embodiments of the present invention.

[0027]FIG. 2 is a process flow diagram showing a method for making the electronic package of FIG. 1, in accordance with preferred embodiments of the present invention.

[0028]FIG. 3 depicts a front cross-sectional view of a resin coated metal comprising a dielectric resin having an allylated polyphenylene ether (APPE) on a metal foil, in accordance with preferred embodiments of the present invention.

[0029]FIG. 4 depicts a FIG. 3 with zoomed view of a metal foil surface that interfaces the APPE.

[0030]FIG. 5 depicts a front cross-sectional view of a resin coated metal comprising a dielectric resin having an APPE on a metal foil.

[0031]FIG. 6 depicts an electronic configuration including: the resin coated metal of FIG. 3, the resin coated metal of FIG. 5, and a portion of the multi-layered interconnect structure of FIG. 1.

[0032]FIG. 7 depicts FIG. 6 after the electronic configuration has been pressurized and after the metal foils of the resin coated metals have removed.

DETAILED DESCRIPTION OF THE INVENTION

[0033] The present invention provides an electronic package which includes a multi-layered interconnect structure (e.g., a substrate comprising organic dielectric material, such as an organic chip carrier) and a semiconductor chip, the multi-layered interconnect structure being relatively compliant and having a coefficient of thermal expansion (CTE) of about 10 to about 12 ppm/° C. which will not cause failure of interconnections between the semiconductor chip and a printed circuit board to which the package can be assembled. The multi-layered interconnect structure may be comprised of a single layer as an embodiment of the present invention. Failure of an interconnection, such as a solder interconnection, is defined as an increase of at least one ohm in electrical resistance of the interconnection as a consequence of being subjected to each test (i.e., test category) of Thermal Acceptance Testing (TAT), wherein the interconnection is actually tested under each TAT test or is alternatively subjected to engineering calculation or computer simulations which determine, according to accepted engineering standards and methodology, whether the interconnection would experience said increase of at least one ohm in electrical resistance if actually subjected to each TAT test. The electrical resistance of the interconnection prior to TAT is used as a reference value for calculating said increase in electrical resistance following any TAT test. Passing of an interconnection is defined as not failing. Thermal Acceptance Testing includes the following four test categories: an air-to-air test, a wet thermal shock test, a thermal cycle test, and a power cycle test.

[0034] The air-to-air test is the Joint Electron Device Engineering Council (JEDEC) test method A104-A, condition G, which includes immersion of the organic substrate with an attached chip in air at −40° C. until both the organic substrate and the attached chip are at −40° C. throughout (typically 10 minutes), followed by immersion in another bath of air at 125° C. until both the organic substrate and the attached chip are at 125° C. throughout (typically 10 minutes), for 1000 cycles.

[0035] The wet thermal shock test is the JEDEC test method A106-A, which includes immersion of the organic substrate with an attached chip in a liquid bath at −40° C. until both the organic substrate and the attached chip are at −40° C. throughout (typically 10 minutes), followed by immersion in another liquid bath at 125° C. until both the organic substrate and the attached chip are at 125° C. throughout (typically 10 minutes), for 100 cycles.

[0036] The thermal cycle test cycles the whole assembly (organic substrate with attached chip and attached circuit card) in a chamber of air that cycles the air from 0° C. to 100° C. for 3600 cycles, wherein the extreme chamber temperatures of 0° C. and 100° C. are each maintained until the whole assembly reaches a uniform steady-state temperature.

[0037] The power cycle test cycles the whole assembly (organic substrate with attached chip and attached circuit card) from 25° C. (i.e., ambient room temperature) to 125° C., for 3600 cycles. During the heating phase, the chip is powered up and serves as the heat source for the whole assembly. The high-temperature end of a cycle occurs when the chip is at 125° C. with a consequent temperature distribution across the entire assembly that is intended to realistically simulate temperature distributions that would occur during actual field operation.

[0038] Referring to FIG. 1, a partial sectional view, in elevation, of one embodiment of the electronic package 10 of the invention is shown. The electronic package 10 includes an electronic device, such as a semiconductor chip 12 having a first surface 14, the first surface including a plurality of contact members 16, thereon. The plurality of contact members 16 are preferably Controlled Collapse Chip Connection (C4) solder balls, each coupled to a respective contact (not shown) on the chip's first surface 14. Other contact member shapes that can be used in this invention are columns and cylinders. C4 solder balls are comprised of solder material preferably having a composition of about 97% lead and about 3% tin with a melting point of about 310° C. The electronic package includes a multi-layered interconnect structure 18, preferably an organic chip carrier, adapted for electrically interconnecting the semiconductor chip 12 to an electronic device such as a circuitized substrate 100 (e.g., a printed circuit board) by means of a first plurality of solder connections, preferably solder balls such as ball grid array (BGA) solder balls. The multi-layered interconnect structure 18 (which will be described infra in detail) includes a thermally conductive layer 22 having first and second opposing surfaces 24 and 26, respectively. A first dielectric layer 28, which may include sublayers 29, 39, 30, 31 and 32, is positioned on the first opposing surface 24. A second dielectric layer 34, which may include sublayers 35, 41, 36, 37 and 38, is positioned on the second opposing surface 26. Layers 29, 30 and 32 of first dielectric layer 28, and layers 35, 36 and 38 of second dielectric layer 34 are composed of an organic polymeric material, preferably filled with a particulate material. The dielectric constant of these dielectric layers is preferably from about 1.5 to about 3.5, and more preferably from about 2 to about 3. The thickness of the filled dielectric layers can vary according to the desired design performance characteristics of the multi-layered interconnect structure 18, and said thicknesses may be about equal if so dictated by design performance requirements. Preferably, the thickness of each of the dielectric layers 28 and 34 is from about 0.001 inches (1 mil) to about 9 mils. Significantly, the dielectric material of the dielectric layers 28 and 34 does not contain conventional woven fiberglass. Such absence of woven fiberglass enables through holes to be closely spaced. Indeed, spacing between through hole centers of less than 100 mils, preferably less than 50 mils but more preferably about 25 mils and most preferably less than 10 mils, is achievable without electrical shorting between adjacent conductive through holes. Preferably, the particulate filler has a diameter less than about 10 μm, more preferably from about 5 to about 8 μm. Preferably, the particulate filler is present from about 30 to about 70 percent by weight, more preferably from about 40 to about 60 percent by weight of the material. Preferably, the particulate filler is silica. Suitable materials for the dielectric layer include, for example, cyanate ester and polytetrafluoroethylene. A suitable silica filled polytetrafluoroethylene is available as HT 2800 from Rogers Corporation (Rogers, Conn.). First dielectric layer 28 can also include first conductive layer 31, between the dielectric layers 30 and 32 for serving as power and/or ground connections. Second dielectric layer 34 can also include third conductive layer 37, between the dielectric layers 36 and 38 for serving as power and/or ground connections. The first dielectric layer 28 and the second dielectric layer 34 can further include second and fourth electrically conductive layers 39 and 41, respectively. Electrically conductive layers 39 and 41 are preferably signal carrying conductors. The second electrically conductive layer 39 is positioned between the first electrically conductive layer 31 and the thermally conductive layer 22. The fourth electrically conductive layer 41 is positioned between the third electrically conductive layer 37 and the thermally conductive layer 22. Electrically conductive layers 31, 37, 39, and 41 can be comprised of a suitable metal such as copper or aluminum, (preferably copper) and can have a thickness of from about 0.20 to about 1.0 mils, preferably about 0.50 mils. An aspect of the current invention is that each of the signal carrying layers 39 and 41 is shielded on either side by an electrically conducting layer which significantly reduces signal noise. Signal carrying layer 39 is shielded by electrically conducting layers 31 and 22, while signal carrying layer 41 is shielded by electrically conducting layers 37 and 22.

[0039] A first plurality of electrically conductive members 40 is positioned on the first dielectric layer 28 and a second plurality of electrically conductive members 42 is positioned on the second dielectric layer 34. These electrically conductive members 40 and 42 are preferably comprised of a metal, the preferred metal being copper. The first and second pluralities of electrically conductive members 40 and 42 can each have thicknesses ranging from about 0.25 to about 1.5 mils. A first plurality of solder connections 47 positioned on a first plurality of microvias 55 and in electrical contact with the first plurality of electrically conductive members 40 are electrically connected to respective ones of the plurality of contact members 16 on the semiconductor chip 12. The first plurality of microvias 55 are a first plurality of openings with internal walls formed in a third dielectric layer 46 that expose at least portions of the first plurality of electrically conductive members 40. Each of the first plurality of openings includes a layer of electrically conductive material 45, preferably copper, positioned on the internal walls of the first plurality of openings and on portions of selected ones of the plurality of first electrically conductive members 40. The first plurality of solder connections 47 are comprised of a low melt solder (melting temperature below about 230° C.), preferably eutectic solder, comprised of a composition of about 63% lead and about 37% tin The thermally conductive layer 22 is comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the first plurality of solder connections 47 between the first plurality of electrically conductive members 40 and semiconductor chip 12. Thermally conductive member (or layer) 22 can be a suitable metal comprised of nickel, copper, molybdenum, or iron. Preferably, the thermally conductive layer 22 also functions as a ground plane. The preferred thermally conductive layer 22 (which has a CTE of close to zero, preferably between about 4 ppm/° C. and about 8 ppm/° C.) is a three layered structure comprised of a first layer of copper, a second layer of an alloy of about 34% to about 38% nickel (preferably about 36% nickel) and about 62% to about 66% iron (preferably about 63% iron), and a third layer of copper. The overall CTE (i.e., spatially averaged CTE) of thermally conductive layer 22 is from about 4 to about 8 ppm/° C. Preferably, about 72% to about 80% of the thickness of the thermally conductive layer 22 is the nickel-iron alloy and about 20% to about 28% of the thickness of the thermally conductive layer is copper. A suitable 36% nickel-63% iron alloy is available from Texas Instruments Incorporated (Attleboro, Mass.). Alternatively, the thermally conductive layer 22 can be formed solely of a single metal alloy such as a about 36% nickel-about 63% iron alloy. The thickness of the thermally conductive layer 22 is preferably from only about 1 mil to about 3 mils. The thickness and choice of material for the thermally conductive layer 22 will determine the CTE of the thermally conductive layer 22 and, significantly, can be used to control the overall CTE of the multi-layered interconnect structure 18 when used in combination with the other elements defined herein. When the CTE is about 10 to about 12 ppm/° C., a significant advantage is achieved. Strain control on the first plurality of solder connections 47 of the electronic package 10 is realized and localized regions of high strain are avoided during operation of the electronic package 10 (when assembled to a circuitized substrate and in field operation). The overall strain between the semiconductor chip 12, with a CTE of about 2-3 ppm/° C., and the circuitized substrate 100, with a CTE of about 17-20 ppm/° C., is thus significantly reduced in magnitude. To prevent failure of interconnections within the multi-layered interconnect structure 18, between the multi-layered interconnect structure 18 and the semiconductor chip 12, and between the circuitized substrate 100 and the multi-layered interconnect structure 18, the difference between the overall CTE of the multi-layered interconnect structure 18 and the CTE of the semiconductor chip 12 should be between about 40% and about 70% (but preferably between about 40% and about 60%) of the difference between the CTE of the circuitized substrate 100 and the CTE of the semiconductor chip 12. For controlling the CTE of the multi-layered interconnect structure 18 to prevent failure of the aforementioned interconnections, it is noted that the overall CTE of the multi-layered interconnect structure 18 depends on both the CTE and thickness of the thermally conductive layer 22. It is accordingly preferred that the CTE of the thermally conductive layer 22 be between about one third and about two thirds (depending on the thickness of the thermally conductive layer 22) of the overall CTE of the multi-layered interconnect structure 18.

[0040] Layers 29, 30, 32 of first dielectric layer 28 and layers 35, 36, and 38 of second dielectric layer 34 are preferably comprised of a filled organic polymeric material having an effective modulus from about 0.01 to about 0.50 Million pounds per square inch (Mpsi), and preferably the effective modulus is from about 0.03 to about 0.10 Mpsi. The dielectric material of layers 29, 30, 32, 35, 36, and 38 includes material which can deform in an elastic manner under stress, and if subjected to sufficient stress can deform in an elastic-plastic manner. The effective modulus is defined as a secant modulus which in turn is defined as a relation of the tensile stress to total strain of an elastic-plastic stress-strain material test stress response curve (see, for example, A. Blake, “Practical Stress Analysis in Engineering Design”, Marcel Dekker: 270 Madison Ave., New York, N.Y. 10016, 1982.) It is useful to employ a dielectric material having a measured tensile secant modulus within the range of 0.01 to 0.5 Mpsi, measured at room temperature, with a strain rate between the values of 0.01/min and 0.6/min, with the test conducted at a temperature between 10 and 30° C. When the first and second dielectric layers 28 and 34, respectively, are comprised of a material with this effective modulus, the multi-layered interconnect structure is relatively compliant, and warpage during operation of the electronic package is greatly reduced. This unique combination of the reduced CTE thermally conductive layer and the compliant (during operation) dielectric layers assures the prevention of failure of the first plurality of solder connections 47 between the semiconductor chip 12 and multi-layered interconnect structure 18, and between structure multi-layered interconnect 18 and the circuitized substrate 100. As a result, semiconductor chip 12 will experience much less warpage than would occur with laminates made of typical organic materials. Multi-layered interconnect structure 18 is capable of absorbing a modest amount of internal shear strain under the die. If an encapsulant is applied between the semiconductor chip 12 and the multi-layered interconnect structure 18, the compliancy of the structure will result in significantly less stress within the encapsulant. The combination of the strain control on the first plurality of solder connections 47 and the reduced tendency for the electronic package 10 to warp both contribute to preventing failure of the first plurality of solder connections 47 between the first plurality of electrical conductive members 40 and semiconductor chip 12.

[0041] A first plated through hole 50 (i.e., a first through hole plated with a metal, preferably copper) is positioned under semiconductor chip 12 and is electrically connected to at least one electrically conductive member of the first plurality of electrically conductive members 40 and to at least one electrically conductive member of the second plurality of electrically conductive members 42. Although not explicitly shown in FIG. 1, the first plated through hole 50 is also electrically connected to at least one of the first plurality of shielded signal conductors which comprise conductive layer 39. A second plated through hole 52 (i.e., a second through hole plated with a metal, preferably copper) is positioned under semiconductor chip 12 and is also electrically connected to at least one electrically conductive member of the first plurality of electrically conductive members 40 and to at least one electrically conductive member of the second plurality of electrically conductive members 42. Although not explicitly shown in FIG. 1, the second plated through hole 52 is also electrically connected to at least one of the second plurality of shielded signal conductors which comprise conductive layer 41. First and second plated through holes 50 and 52, respectively, have an unplated diameter from about 1.5 to about 3.0 mils and can be formed by mechanical or laser drilling, preferably by laser drilling with a commercial YAG or excimer laser. The plated through holes 50 and 52 each include a layer of about 0.15 to about 1.0 mils of a suitable plated metal, preferably copper on internal walls of the through holes 50 and 52. It is preferable that each contact site of the semiconductor chip be electrically connected to no more than one plated through hole of the multi-layered interconnect structure 18.

[0042] The third dielectric layer 46 of the multi-layered interconnect structure 18 is positioned on the first dielectric layer 28 and on at least a portion of selected ones of the first plurality of electrically conductive members 40. The third dielectric layer 46 can substantially cover (i.e., tent) the first and second plated through holes 50 and 52, respectively. The fourth dielectric layer 48 is positioned on the second dielectric layer 34 and on at least a portion of selected ones of the second plurality of electrically conductive members 42. The fourth dielectric layer 48 of the multi-layered interconnect structure 18 can substantially cover (i.e., tent) the first and second plated through holes 50 and 52, respectively. The third and fourth dielectric material and fourth dielectric material may substantially fill the plated through holes 50 and 52, respectively, as shown. Alternatively, the plated through holes 50 and 52 may be filled with a material other than the third and fourth dielectric material prior to positioning the third dielectric layer 46 and the fourth dielectric layer 48 on the first dielectric layer 28 and the second dielectric layer 34, respectively.

[0043] Dielectric material of the third dielectric layer 46 (“third dielectric material”) and of the fourth dielectric layer 48 (“fourth dielectric material”) can be a suitable organic polymeric material. A preferred third and fourth dielectric material is a resin comprising an allylated polyphenylene ether (APPE). The APPE material may be utilized in the form of the APPE resin coated onto a metal foil, such as a copper foil. A commercially available APPE that is suitable for the present invention is manufactured by the Asahi Chemical Company of Japan and is identified as Asahi product number PC5103, which comprises the resin coated onto a copper foil. The APPE material is particularly suitable for the third and fourth dielectric material of the present invention, because the APPE material retains its structural integrity, and does not crack, when subjected to Thermal Acceptance Testing, described supra. Several factors help explain why the APPE material holds up well during Thermal Acceptance Testing. A first factor is that the allyl group of the APPE can form cross links and thus add hardness and stiffness to the polyphenylene ether polymer. A second factor is that the Asahi material includes a filler of about 40% silica, which lowers the CTE of the APPE material to about 40 ppm/° C., which is about 20% to about 30% below the CTE of other organic polymers that do not include the silica filler. The lowering of the CTE of the APPE material by the silica improves thermal compatibility of the third layer 46 and the fourth layer 48 with the remaining multi-layered interconnect structure which preferably has a CTE of about 10 to about 12 ppm/° C. A mismatch between the CTE of the third and fourth dielectric materials and the lower CTE of other structural components of the electronic package 10 is considered to be a significant factor in determining whether the third and fourth dielectric materials will retain its structural integrity and resist cracking. Another beneficial characteristic of the APPE material is an absence of volatile solvents capable of vaporizing while being laminated (e.g., by vacuum lamination) to the first dielectric layer 28 or the second dielectric layer 34, wherein such vaporization would cause shrinkage of the redistribution layer.

[0044] Third dielectric layer 46 includes the first plurality of microvias 55. The first plurality of microvias 55 constitute a first plurality of openings defined by internal walls formed in third dielectric layer 46, said openings exposing portions of selected ones of the first plurality of electrically conductive members 40. Each of the first plurality of openings includes a layer of electrically conductive material 45 positioned on the internal walls of the first openings and, preferably, also on the exposed portions of the first plurality of electrically conductive members 40. Generally, a microvia that includes a layer of electrically conductive material positioned on its internal walls is designated as a “plated blind via.” Selected ones of the first plurality of microvias 55 (or plated blind vias 55) are electrically (i.e., conductively) coupled to respective ones of the first plurality of solder connections 47, and thus electrically coupled to the first plurality of electrically conductive members 40. One plated blind via, in addition to the first plurality of microvias 55, is within the scope of the present invention and, accordingly, at least one plated blind via (such as one of plated blind vias 55) may be conductively coupled to one of the first plurality of electrically conductive members 40. The first plurality of solder connections 47 are designed to efficiently match the pattern of contact members 16 on semiconductor chip 12. Preferably, there is a match of no more than one contact member 16 with one of the plated through holes 50 or 52 under the semiconductor chip providing a direct electrical path from each of the contact members 16 to either the signal carrying second electrical conductive layer 39 (through one of the solder connections 47, one of the first electrically conductive members 40, and plated through hole 50) or to the signal carrying fourth electrically conductive layer 41 (through one of the solder connections 47, another first electrically conductive member 40, and through plated through hole 52). Thus the third dielectric layer 46 comprises a high density interconnect layer for providing a direct electrical path from a contact member 16 to a shielded signal conductor, which provides a relatively short and efficient electrical path for signals to be transmitted from the semiconductor chip 12 through the multi-layered interconnect structure 18. Similarly, the fourth dielectric layer 48 comprises a high density interconnect layer for providing a direct electrical path from the multi-layered interconnect structure 18 to the circuitized substrate 100 through the second plurality of solder connections 20.

[0045] The fourth dielectric layer 48 includes a second plurality of microvias 54. The second plurality of microvias 54 are a second plurality of openings with internal walls formed in the fourth dielectric layer that expose portions of electrically conductive members 42. Each of the second plurality of openings 54 includes a layer of electrically conductive material positioned on the internal walls of the openings and on the exposed portions of the second plurality of electrically conductive members 42 to form a plurality of conductive bonding pads 56. The conductive material on the internal walls of the first and second pluralities of openings and on the exposed portions of the first and second pluralities of electrically conductive members 40 and 42 in the third and fourth dielectric layers is preferably plated copper. As shown in FIG. 1, the semiconductor chip 12 is conductively coupled to the first plurality of microvias 55 by the plurality of contact members 16 (e.g., C4 solder balls). Generally, any electronic device (e.g., a semiconductor chip such as the semiconductor chip 12) may be conductively coupled to a microvia of the first plurality of microvias 55. Further, one microvia (or plated blind via), in addition to the first plurality of microvias 55, in the third dielectric material 46 is within the scope of the present invention

[0046] The electronic package can further include a circuitized substrate 100 having a plurality of contact pads 103 on a first surface 104, which pads are electrically connected to respective ones of second plurality of solder connections 20 (e.g., solder balls) on multi-layered interconnect structure 18. Typically, the second plurality of solder connections 20 are arranged as solder balls in a ball grid array (BGA) arrangement to efficiently allow electrical signal transmission and power distribution out of and into the electronic package. The second plurality of solder connections 20 can also be comprised of columns or other shapes to provide the appropriate stand off and appropriate strain relief between multi-layered interconnect structure 18 and circuitized substrate 100. Typically the solder balls are comprised of a low melt solder metallurgy, preferably a eutectic solder material. As shown in FIG. 1, the circuitized substrate 100 is conductively coupled to the second plurality of microvias 54 by the second plurality of solder connections 20 (e.g., BGA solder balls). Generally, any electronic device (e.g., a circuitized substrate such as the circuitized substrate 100) may be conductively coupled, by one of the second plurality of solder connections 20 on one of the conductive bonding pads 56, to a microvia of the second plurality of microvias 54. Further, one microvia (or plated blind via), in addition to the second plurality of microvias 54, in the fourth dielectric material 48 is within the scope of the present invention.

[0047] The multi-layered interconnect structure 18 has an overall CTE that prevents failure of: the first solder connections 47, the second solder connections 20, and interconnections within the multi-layered interconnect structure 18. The difference between the overall CTE of the multi-layered interconnect structure 18 and the CTE of the semiconductor chip 12 is preferably between about 40% and about 60% of the difference between the CTE of the circuitized substrate 100 and the CTE of the semiconductor chip 12. The thermally conductive layer 22 has a thickness and CTE to prevent failure of: the solder connections 47, the solder connections 20, and interconnections within the multi-layered interconnect structure 18. In particular, the thermally conductive layer 22 has a CTE that is between about one third and about two thirds of the CTE of overall CTE of the multi-layered interconnect structure 18.

[0048] Although not shown in FIG. 1, a stiffener ring for mechanically stabilizing the multi-layered interconnect structure 18 may be adhesively bonded to an outer portion of a top surface 44 of the multi-layered interconnect structure 18, such as to an outer perimeter portion. An organic chip carrier, such as the multi-layered interconnect structure 18, that is made of such compliant organic material (e.g., a material having a modulus of less than 300,000 psi) cannot be easily handled. The stiffener ring, which is rigid, enhances the structural characteristics of the chip carrier (i.e., the multi-layered interconnect structure 18) by making the chip carrier more mechanically stable and thus easier to handle.

[0049] Referring to FIG. 2, a method 60 of making the multi-layered interconnect structure 18 of FIG. 1 is shown. The resulting multi-layered interconnect structure 18, as defined herein, is adapted for electrically interconnecting the semiconductor chip 12 and the circuitized substrate 100 using solder connections. The first step 62 in this method is providing a thermally conductive layer 22 having first and second opposing surfaces 24 and 26. The multi-layer interconnect structure has been previously described supra in detail and includes a thermally conductive layer material having a selected thickness and coefficient of thermal expansion.

[0050] Next, step 64 includes positioning first and second dielectric layers 28 and 34 on the first and second opposing surfaces 24 and 26, respectively, of the thermally conductive layer 22. Step 64 is performed by laminating copper clad, silica filled PTFE layers in a laminating press at a pressure of about 1000 to about 3000 pounds per square inch (psi.) and at a temperature of about 600 to about 750 degrees Fahrenheit (° F.) to the first and second opposing surfaces of the thermally conductive layer. However, performing the aforementioned lamination of first and second dielectric layers 28 and 34 (i.e. silica filled PTFE) to the first and second opposing surfaces of the thermally conductive layer, respectively, at a lamination temperature between about 670 and about 695 degrees Fahrenheit (° F.) advantageously results in improved ductility (i.e., higher ductility) of the first and second dielectric layers 28 and 34, as will be explained next.

[0051] Increasing the ductility of the first and second dielectric layers 28 and 34 leads to improved fatigue life of the multi-layered interconnect structure 18. Ductility of a sample dielectric material can be calculated as the percent elongation of the sample when stretched in a tensile test fixture; i.e., ductility=(L_(B)−L₀)/L₀) wherein Lo=initial length and L_(B)=final length when the sample breaks upon being elongated. Increasing the lamination temperature above the melt temperature of the first and second dielectric layers 28 and 34 decreases the ductility. For example, the Rogers HT 2800 silica filled polytetrafluoroethylene dielectric material has a melt temperature of about 630° F. As the HT 2800 dielectric material is laminated at a temperature above 630° F., the ductility is lowered. The higher the temperature above 630° F., the more the ductility is lowered. In a range of 680° F. to 690° F., the ductility is 150 to 250%. Above 705° F., the ductility decreases especially rapidly as temperature increases. In a range of 715° F. to 730 ° F., the ductility is as low as 4%. Hence, it is desirable to limit the maximum lamination temperature to about 695° F. or less. A practical operating range of lamination temperature for the HT 2800 dielectric material is about 670° F. to 695° F. For some applications, a minimum acceptable ductility is about 8% with a higher ductility (e.g., about 100%) being more desirable.

[0052] A method of limiting the lamination temperature to an upper limiting value (e.g., 695° F.) is to increase the temperature from ambient temperature in a controlled fashion to prevent temperature overshoot. If the temperature were to be increased rapidly from ambient temperature to 695° F. without such control, then the thermal lag in the metal of the heating system (due to the heat capacity of said metal) would cause temperature overshoot to a temperature substantially above 695° F. at some locations within the heating environment in which the dielectric material is positioned. If instead the temperature were controlled to increase in small increments (e.g., in two ° F. increments) such that substantial spatial temperature uniformity is achieved in the heating environment for each such temperature increment before the next temperature increment occurs, then such temperature overshoot will be effectively prevented and the dielectric material will be kept below the temperature at which the ductility degrades severely.

[0053] A four-stage lamination process has been successfully utilized. The four stages, in sequence, are: heat up, dwell (i.e., constant temperature), slow cool, and rapid cool. Table 1 below illustrates this four-stage lamination process with sample values of times and temperatures. TABLE 1 Four-Stage Lamination Process With Illustrative Time and Temperatures Start End Time Interval Stage Temperature (° F.) Temperature (° F.) (minutes) Heat Up Ambient room 670 to 695 42 to 57 temp. Dwell 670 to 695 670 to 695 105 to 125 Slow Cool 670 to 695 400 120 to 150 Rapid Cool 400 Ambient room <180 temp.

[0054] A higher ductility of the first and second dielectric layers 28 and 34 allows more bending cycles in fatigue testing of the multi-layered interconnect structure 18. A higher ductility of the first and second dielectric layers 28 and 34 also increases the fatigue life of the multi-layered interconnect structure 18 during thermal cycling due to a reduction in thermally induced strain. Accelerated thermal cycling testing was performed on coupons simulating the multi-layered interconnect structure 18 in a chamber of air that cycles the air from 0° C. to 100° C. These tests were performed on 73 coupons that had its dielectric material laminated at a maximum temperature of about 690° F. (high-ductility coupons), and also on 60 coupons that had its dielectric material laminated at a maximum temperature of about 715° F. (low-ductility coupons). The number of thermal cycles to fatigue failure was recorded for each coupon at the 690° F. maximum lamination temperature and also for each coupon at the 715° F. maximum lamination temperature. The following definitions apply for these tests:

[0055] NFAIL=number of thermal cycles to fatigue failure for a single coupon

[0056] N₁(690)=number of cycles at which a first failure occurred for the 690° F. coupons.

[0057] N₁(715)=number of cycles at which a first failure occurred for the 715° F. coupons.

[0058] N₅₀(690)=number of cycles at which 50% of the 690° F. coupons failed.

[0059] N₅₀(715)=number of cycles at which 50% of the 715° F. coupons failed.

[0060] σ(NFAIL,690)=standard deviation of NFAIL for the 690° F. coupons.

[0061] Υ(NFAIL,715)=standard deviation of NFAIL for the 715° F. coupons.

[0062] The following test results were obtained:

[0063] N₁(690)/N1(715)=6.0;

[0064] N₅₀(690)/N₅₀(715)=1.29; and

[0065] σ(NFAIL,690)/σ(NFAIL,715)=0.16

[0066] The preceding results show that lowering the maximum lamination temperature from 715° F. to 690° F. increased the fatigue life of the coupons by 29% based on the N₅₀ ratio, and increased fatigue life by a factor of 6 based on the N₁ ratio. Additionally, the standard deviation of NFAIL for the 690° F. coupons was only 16% of the standard deviation of NFAIL for the 715° F. coupons, which shows that lowering the maximum lamination temperature from 715° F. to 690° F. significantly improved the predictability of NFAIL.

[0067] The preceding discussion was for a practical operating range of lamination temperature of about 670° F. to 695° F. for the HT 2800 dielectric material. In general, the practical operating range of lamination temperature depends on the dielectric material and on the minimum desired ductility. Thus in general, a dielectric layer may be laminated on a thermally conductive layer such that the dielectric layer includes a dielectric material. During the laminating, the dielectric layer is compressively coupled through pressurization to the thermally conductive layer. The laminating occurs at a pressure between a minimum pressure of about P_(MIN) and a maximum pressure of about P_(MAX) and at a temperature between a minimum temperature of about T_(MIN) and a maximum temperature of about T_(MAX). The maximum temperature T_(MAX) constrains the ductility of the dielectric layer to be at least about D following said laminating. T_(MAX) depends on D and on the dielectric material. As an example D may be selected to have a minimal value such as 8%, a nominal value such as 100%, or any other desired value. Representative values of P_(MIN) and P_(MAX) are about 1000 psi and 3000 psi, respectively, as stated supra. Representative values of T_(MIN) and T_(MAX) are 670° F. and 695° F., respectively, for the HT 2800 dielectric material.

[0068] Step 66 includes forming the plurality of through holes 50 and 52 in the multi-layered interconnect structure 18 by laser drilling with a YAG or excimer laser. Other suitable means of drilling are possible, such as mechanical drilling. The through holes 50 and 52 formed are from about 0.5 to about 2.0 mils in diameter. The holes 50 and 52, and the internal walls of the holes 50 and 52, are then cleaned in preparation for the addition of a conductive layer. The copper cladding on the first and second dielectric layers 28 and 34 and the internal walls of the plurality of through holes 50 and 52 are then electrolessly seeded and plated with a continuous layer of a metal. The walls are plated with a thickness of metal from about 0.1 to about 1.0 mils. Suitable metals are copper and aluminum, with copper being the preferred metal.

[0069] Step 68 illustrates positioning first and second pluralities of electrically conductive members 40 and 42 on the first and second dielectric layers 28 and 34, respectively, by any method known to one of ordinary skill in the art. For example, a photoresist may be applied on the surfaces of the plated copper clad dielectric layers. The photoresist tents the plurality of plated through holes 50 and 52 to protect the plated internal walls of the plated through holes 50 and 52 from subsequent etching steps. The photoresist is then exposed and developed. A pattern of first and second pluralities of electrically conductive members 40 and 42 is then formed by etching the exposed portions of the plated metal and the copper cladding on the surface of the first and second dielectric layers 28 and 34, respectively, with a cupric etch. The photoresist is then stripped with a caustic stripper, such as sodium hydroxide, resulting in first and second pluralities of electrically conductive metal members 40 and 42 on the surfaces of the first and second dielectric layers 28 and 34, respectively. The first plurality of electrically conductive members 40 are preferably formed as substantially dog bone shaped segments. Each segment includes at least two metal pads; one end of the substantially dog bone shaped segment, the first metal pad, being connected to the metal plating on the internal walls of one of the plurality of plated through holes 50 or 52 at the surface of the first dielectric layer 28 and the other end of the substantially dogbone shaped segment being a second metal pad adapted for having a solder connection thereon and being electrically connected to the semiconductor chip 12. The first and second metal pads of each substantially dogbone shaped segment are preferably connected by a substantially straight conductor segment. The second plurality of electrically conductive members 42 are also formed of substantially dogbone shaped segments, each segment including at least two metal pads; one end of the substantially dogbone shaped segment, the third metal pad, being connected to the metal plating on the walls of one of the plurality of plated through holes 50 or 52 at the surface of the second dielectric layer 34 and the other end of the substantially dogbone shaped segment being a fourth metal pad adapted for having a solder connection thereon for connecting to circuitized substrate 100. The solder connection can be a solder ball, solder column, or a land. Third and fourth metal pads of the substantially dogbone shaped segments are also connected by a substantially straight conductor segment. Even though substantially dogbone shaped segments may be as described herein, many other pad shapes are possible.

[0070] Step 70 includes positioning the third dielectric layer 46 on the sublayer 32 of the first dielectric layer 28 and on the first plurality of electrically conductive members 40, and the fourth dielectric layer 48 on the sublayer 38 of the second dielectric layer 34 and on the second plurality of electrically conductive members 42. FIGS. 3-5 illustrate the dielectric material of the third and fourth dielectric layers 46 and 48, respectively, said dielectric material including the preferred dielectric resin having an allylated polyphenylene ether (APPE). FIG. 3 illustrates a front cross-sectional view of a resin coated metal 80 comprising a dielectric resin 82 having an allylated polyphenylene ether (APPE), said resin 82 adhesively coupled to a metal foil 83 (e.g., a copper foil). As an example of the resin coated metal 80, the Asahi PC5103 material mentioned supra comprises the APPE resin coated on a copper foil. Inasmuch as the uncured resin 82 has mechanical properties that make it difficult to handle, the mechanical structure of the metal foil 83 compensates for the difficult-to-handle mechanical structure of the resin 82. As an example of the resin coated metal 80, the Asahi PC5103 material mentioned supra comprises the APPE resin coated on a copper foil. The resin 82 has a thickness preferably between about 30 microns and about 70 microns. The metal foil 83 preferably has a thickness of at least about 9 microns. The metal foil 83 is rough in the sense of having peaks and valleys on the surface 84 of the metal foil 83, said surface 84 mechanically interfacing with the resin 82. FIG. 4 includes the surface 85 as a zoomed (i.e., blown up) view of the surface 84 of FIG. 3 showing the peaks and valleys. Noting that the metal foil 83 will be later removed, such as by etching, the roughness of the surface 84 (or 85) of the metal foil 83 will leave a surface impression on the resin 82 after the metal foil 83, is subsequently removed. Said surface impression is “complementary” to the metal roughness structure of the surface 84 (or 85); i.e., the resultant valleys and peaks in the resin 82 surface after the metal foil 83 is removed corresponds to the peaks and valleys, respectively, of the metal roughness structure 84 (or 85) that existed while the metal foil 83 was mechanically interfaced with the resin 82. The resin coated metal 80 will subsequently be transformed into the third dielectric layer 46 of FIG. 1.

[0071]FIG. 5 illustrates a front cross-sectional view of a resin coated metal 90 comprising a dielectric resin 92 having an allylated polyphenylene ether (APPE), said resin 92 adhesively coupled to a metal foil 93. The resin coated metal 90 has all of the characteristics that was discussed supra for the resin coated metal 80 of FIGS. 3 and 4, including a surface 94 of the metal foil 93 that is rough in the same manner that the surface 84 of the metal foil 83 is rough. The resin coated metal 90 of FIG. 5 will subsequently be transformed into the fourth dielectric layer 48 of FIG. 1.

[0072] Returning to FIG. 1, exposed surfaces of the first plurality of electrically conductive members 40, second plurality of electrically conductive members 42, the first plated through hole 50, and the second plated through hole 52 are preferably oxidized. The oxidization improves the ability of the surfaces of the first plurality of electrically conductive members 40 and of the second plurality of electrically conductive members 42 to subsequently bond with the resin 82 of FIG. 3 and the resin 92 of FIG. 5, respectively. For example, if the exposed surfaces include copper, then the oxidation may be accomplished by chloriting; i.e., by applying a solution of sodium hypochloride to said exposed surfaces. After oxidizing (or chloriting), it is preferred to vacuum bake the multi-layered interconnect structure 18, at a temperature preferably between about 100° C. and about 130° C. for a time of at least about 60 minutes, to remove moisture from the laminate.

[0073] For the preferred dielectric resin, Step 70 further includes (after the aforementioned oxidation): placing the resin coated metal 80 on the sublayer 32 of the first dielectric layer 28 and on the first plurality of conductive members 40 with the metal foil 83 exposed, and placing the resin coated metal 90 on the sublayer 38 of the second dielectric layer 34 and on the second plurality of electrically conductive members 42 with the metal foil 93 exposed, as shown in FIG. 6. The electronic configuration 8 of FIG. 6 includes the resin coated metal 80 of FIG. 3, the resin coated metal 90 of FIG. 5, and a portion of the multi-layered interconnect structure 10 of FIG. 1. Next, the electronic configuration 8 of FIG. 6 is pressurized in a range of about 1000 psi to about 3000 psi at an elevated temperature between about 180° C. and about 210° C. for a time of at least about 90 minutes. The pressurization and elevated temperatures causes the dielectric resins 82 and 92 to flow and become cured. The pressurization and elevated temperature adhesively laminates: the dielectric resin 82 of the resin coated metal 80 to the sublayer 32 of the first dielectric layer 28 and to the first plurality of electrically conductive members 40; and the dielectric resin 92 of the resin coated metal 90 to the sublayer 38 of the second dielectric layer 34 and to the second plurality of electrically conductive members 42. Additionally, the pressurization and elevated temperature causes the dielectric resin 82 and the dielectric resin 92 to substantially fill (i.e., completely fill aside from air pockets and/or air bubbles) the first plated through hole 50 and the second plated through hole 52, as shown in FIG. 7. After the pressurization, the metal foil 83 and the metal foil 93 are removed in a manner known to one of ordinary skill in the art, such as by etching. FIG. 7 depicts FIG. 6 after the electronic configuration 8 has been pressurized, and after the metal foils 83 and 93 have been removed. Following the pressurization and removal of the metal foils 83 and 93, the remaining dielectric resin 82 in FIG. 7 is the third dielectric layer 46 in FIG. 1, and the remaining dielectric resin 92 of FIG. 7 is the fourth dielectric layer 48 in FIG. 1. The surface 87 of the dielectric resin 82 is rough, and complementary to the rough surface 84 of the metal foil 83 of FIG. 3. The surface 97 of the dielectric resin 92 is rough, and complementary to the rough surface 94 of the metal foil 93 of FIG. 3. The roughness of the surface 97 of the dielectric resin 92 facilitates good adhesion of subsequent copper plating on the dielectric resin 92, as discussed infra in conjunction with step 72.

[0074] Step 72, denoted in FIG. 2 in relation to FIG. 1, includes forming first pluralities of microvias 55 in the third dielectric layer 46, and second pluralities of microvias 54 in the fourth dielectric layer 48, by a process of removing portions of the third dielectric layer 46 and the fourth dielectric layer 48 to form first and second pluralities of openings and exposing at least portions of selected ones of the first and second pluralities of electrically conductive members 40 and 42, respectively. The openings form internal walls of the consequent first and second pluralities of microvias 55 and 54, respectively. The first and second pluralities of microvias 55 and 54 can be formed by a process of mechanical drilling, etching, or preferably laser ablating the third and fourth dielectric layers 46 and 48, respectively. If the first and second pluralities of microvias 55 and 54 are formed by laser ablation, then the first and second pluralities of microvias microvias 55 and 54 are preferably cleaned to remove particulate matter generated by the laser ablating, employing any hole-cleaning process that is known to one of ordinary skill in the art, such as by: applying a swelling agent, treating with a potassium permanganate oxidizing material, and using an acid rinse to complete the cleaning.

[0075] The internal walls of the first and second pluralities of microvias 55 and 54 are then plated with a suitable metal, preferably copper, to form conductive layers on said openings, forming electrically conductive connections from the internal walls of the third dielectric layer 46 and fourth dielectric layer 48 to selected ones of the exposed first pluralities of electrically conductive members 40 and the exposed second pluralities of electrically conductive members 42, respectively. The plating of the internal walls may be accomplished by any method known to one of ordinary skill in the art. With copper plating, for example, a seeding material (e.g., tin palladium) may be applied to the surface 97 of the dielectric resin 92 to serve as a catalyst for electrolessly plating a thin layer (e.g., 1 to 3 microns) of copper on the surface 97, followed electroplating a thicker layer (e.g., 1 mil) of copper. The roughness of the surface 97 of the dielectric resin 92 facilitates good adhesion the copper plating-on the dielectric resin 92. Copper is then selectively removed, such as by etching, from a portion of the surface 97, leaving the remaining copper plating on the internal walls and also in the form of any desired copper pads surrounding (and conductively coupled to) the copper plating on the internal walls of the first and second pluralities of microvias 55 and 54.

[0076] A solder paste is then applied to the plated first and second pluralities of microvias 55 and 54, respectively, the preferred solder paste being a low melt solder paste such as a eutectic solder paste. An examples of suitable eutectic solder paste that can be used is Alpha 3060 from Alpha Metals (Jersey City, N.J.). The microvias 55, together with the suitable metal plating on the internal walls of the microvias 55, may be denoted as a plated blind via. Similarly, the microvias 54, together with the suitable metal plating on the internal wall of the microvias 54, may also be denoted as a plated blind via.

[0077] Referring to step 74, the solder paste can then be reflowed to form part of the first and second pluralities of solder connections 47 and 20 on the first and second pluralities of electrically conductive members 40 and 42, respectively.

[0078] Next, the semiconductor chip 12 is conductively coupled to the first plurality of microvias 55 by the plurality of contact members 16 (e.g., C4 solder balls), and the circuitized substrate 100 is conductively coupled to the second plurality of microvias 54 by the second plurality of solder connections 20 (e.g., BGA solder balls). As stated supra, any electronic device (e.g., a semiconductor chip) may be conductively coupled to a microvia of the first plurality of microvias 55, and any electronic device (e.g., a circuitized substrate) may be coupled to a microvia of the second plurality of microvias 54. Also as stated supra, one microvia (or plated blind via), in addition to the first plurality of microvias 55, in the third dielectric material 46 is within the scope of the present invention, and one microvia (or plated blind via), in addition to the second plurality of microvias 54, in the fourth dielectric material 48 is within the scope of the present invention.

[0079] Referring to FIG. 1, a method of making the electronic package 10 comprises the following steps. First a semiconductor chip 12 is provided having a first surface which includes a plurality of contact members 16. The plurality of contact members 16 can be pads, columns, or balls (i.e., spheres) of high melt solder. High melt solder is defined as a solder having a melting point above about 230° C. Preferably, the plurality of contact members 16 comprises solder balls. Next, a multi-layered interconnect structure 18, as described above, is provided. The multi-layered interconnect structure 18 includes a first plurality of solder connections 47, a first plurality of plated microvias 55 including a first layer of reflowed solder paste thereon. The first layer of reflowed solder paste may be formed by applying the first solder paste to the plurality of plated microvias 55 followed by reflowing the first solder paste. A second layer of solder paste, having low melt solder paste (preferably eutectic solder paste), can be applied to the plurality of first solder connections 47 and reflowed, and the semiconductor chip's contact members 16 are each brought in contact with respective ones of the first plurality of solder connections 47 by positioning respective ones of the contact members 16 of the semiconductor chip 12 against respective ones of the first plurality of solder connections 47. This is done by positioning and aligning the semiconductor chip contact members 16 onto the reflowed solder paste. The reflowed solder paste may be shaped or contoured so as to accommodate the geometrical shape of contact members 16. For example, the reflowed solder paste may be shaped to have a flat top surface so as to accommodate contact members 16 having a spherical shape. The reflowed solder paste is then reflowed again and molten solder covers the exposed area of the plurality of microvias 55 and partially wicks up the external walls of contact members 16 of the semiconductor chip 12. Upon cooling, the molten solder solidifies and forms an electrical connection 47 between the semiconductor chip 12 and the multi-layered interconnect structure 18. The fact that the semiconductor contact members 16, have a higher melting point than the solder paste results in a solder standoff as well as an electrical connection between the semiconductor chip 16 and the multi-layered interconnect structure 18. This aides in reducing a portion of the strain between the semiconductor chip 12 and the multi-layered interconnect structure 18 during operation of the package.

[0080] The electronic package 10 of the present invention can be assembled to a circuitized substrate 100 having a plurality of contact pads 103 on one of its surfaces 104. As described, these contact pads 103 can be comprised of copper or aluminum or another suitable metal and can be coated with a layer of solder paste (not shown). The second plurality of solder connections 20 (e.g., solder balls or solder columns) of the multi-layered interconnect structure 18 are placed in contact with the solder paste on the contact pads 103 of the circuitized substrate 100. The solder paste and second solder connections 20 are reflowed and cooled forming an electrical connection between the multi-layered interconnect structure 18 and the circuitized substrate 100. The sequence of assembly of the semiconductor chip 12 to the multi-layered interconnect structure 18, followed by assembly of the multi-layered interconnect structure 18 to the circuitized substrate 100, can easily be modified. For example, the multi-layered interconnect structure 18 can be assembled to the circuitized substrate 100, followed by assembly of the semiconductor chip 12 to the multi-layered interconnect structure 18.

[0081] The electronic package 10 described herein provides signal and power distribution characteristics which complement high performance electrical demands of future semiconductor chips and is particularly suited for interconnecting high I/O (greater than 400 I/O) semiconductors. A low impedance power distribution is achieved using the solid copper power planes and high density plated through holes under the semiconductor chip which allow multiple vertical power feeds to the semiconductor chip. Further electrical performance benefits and preservation of signal integrity (fast signal propagation, low signal capacitance and coupled noise, and matched characteristic impedance) are achieved in the electronic package by use of low dielectric constant PTE material (Er<3), the signal carrying conductors being arranged internally in a shielded arrangement, and a direct short path length for the semiconductor chip contact members to the signal carrying conductors.

[0082] The scope of the present invention includes the electronic package 10 of FIG. 1 with removal of: the first dielectric layer 28, the second dielectric layer 34, and the thermally conductive layer 22.

[0083] While the electronic package 10 described herein includes a first plurality of electrically conductive members 40, it is within the scope of the present invention for the electronic package 10 to additionally include at least one first electrically conductive member 40.

[0084] While the electronic package 10 described herein includes a second plurality of electrically conductive members 42, it is within the scope of the present invention for the electronic package 10 to additionally include at least one second electrically conductive member 42.

[0085] While the electronic package 10 described herein includes a first plurality of microvias 55, it is within the scope of the present invention for the electronic package 10 to additionally include at least one first microvia 55.

[0086] While the electronic package 10 described herein includes a second plurality of microvias 54, it is within the scope of the present invention for the electronic package 10 to additionally include at least one second microvia 54.

[0087] While the electronic package 10 described herein includes a first plurality of solder connections 47, it is within the scope of the present invention for the electronic package 10 to additionally include at least one first solder connection 47.

[0088] While the electronic package 10 described herein includes a second plurality of solder connections 20, it is within the scope of the present invention for the electronic package 10 to additionally include at least one second solder connection 20.

[0089] While the electronic package 10 described herein includes a plurality of contact members 16, it is within the scope of the present invention for the electronic package 10 to additionally include at least one contact member 16.

[0090] While the electronic package 10 described herein includes a plurality of contact pads 103, it is within the scope of the present invention for the electronic package 10 to additionally include at least one contact pad 103.

[0091] While the electronic package 10 described herein includes a plurality of conductive bonding pads 56, it is within the scope of the present invention for the electronic package 10 to additionally include at least one conductive bonding pad 56.

[0092] While the electronic package 10 described herein includes a plurality of through holes 50 and 52, it is within the scope of the present invention for the electronic package 10 to additionally include at least one through hole 50 or 52.

[0093] While there have been shown and described what are at present considered the preferred embodiments of this invention, it will be obvious to those skilled in the art that various changes and modifications can be made therein without departing from the scope of the invention as defined by the appended claims. 

We claim:
 1. A method of making a multi-layered interconnect structure, comprising the steps of: providing a thermally conductive layer including first and second opposing surfaces; laminating a first dielectric layer on said first opposing surface of said thermally conductive layer such that the first dielectric layer includes a first dielectric material, said laminating occurring at a pressure between a minimum pressure of about P_(1MIN) and a maximum pressure of about P_(1MAX) and at a temperature between a minimum temperature of about T_(1MIN) and a maximum temperature of about T_(1MAX), wherein T_(1MAX) constrains a ductility of the first dielectric layer to be at least about D₁ following said laminating, and wherein T_(1MAX) depends on D₁ and on the first dielectric material; and laminating a second dielectric layer on said second opposing surface of said thermally conductive layer such that the second dielectric layer includes a second dielectric material, said laminating occurring at a pressure between a minimum pressure of about P_(2MIN) and a maximum pressure of about P_(2MAX) and at a temperature between a minimum temperature of about T_(2MIN) and a maximum temperature of about T_(2MAX), wherein T_(2MAX) constrains a ductility of the second dielectric layer to be at least about D₂ following said laminating, and wherein T_(2MAX) depends on D₂ and on the second dielectric material.
 2. The method of claim 1, wherein D₁=8%, and wherein D₂=8%.
 3. The method of claim 1, wherein D₁=100%, and wherein D₂=100%.
 4. The method of claim 1, wherein the first dielectric material comprises silica filled polytetrafluoroethylene, wherein P_(1MIN)=1000 psi, wherein P_(1MAX)=3000 psi, wherein T_(1MIN)=670° F., and wherein T_(1MIN)=695° F., wherein the second dielectric material comprises silica filled polytetrafluoroethylene, wherein P_(2MIN)=1000 psi, wherein P_(2MAX)=3000 psi, wherein T_(2MIN)=670° F., and wherein T_(2MIN)=695° F.
 5. The method of claim 1, further comprising: forming first and second pluralities of electrically conductive members on said first and second dielectric layers, respectively; forming a first electrically conductive layer within said first dielectric layer; forming a second electrically conductive layer within said first dielectric layer and positioned between said first electrically conductive layer and said thermally conductive layer, wherein said second electrically conductive layer comprises a first plurality of shielded signal conductors; forming a plated through hole through the multi-layered interconnect structure electrically connected to at least one member of said first plurality of electrically conductive members, to at least one of said first plurality of shielded signal conductors, and to at least one member of said second plurality of electrically conductive members; and forming a third dielectric layer on said first dielectric layer and on portions of said first plurality of electrically conductive members, said third dielectric layer substantially overlying said plated through hole, and wherein said third dielectric layer includes a first high density interconnect layer for providing an electrical path from a first electronic device to the first plurality of shielded signal conductors.
 6. The method of claim 5, wherein said third dielectric layer includes a resin comprising an allylated polyphenylene ether.
 7. A multi-layered interconnect structure, comprising: a thermally conductive layer including first and second opposing surfaces; a first dielectric layer laminated to said first opposing surface of said thermally conductive layer such that the first dielectric layer includes a first dielectric material and has a ductility of at least about D₁; and a second dielectric layer laminated to said second opposing surface of said thermally conductive layer such that the second dielectric layer includes a second dielectric material and has a ductility of at least about D₂.
 8. The multi-layered interconnect structure of claim 7, wherein D₁=8%, and wherein D₂=8%.
 9. The multi-layered interconnect structure of claim 7, wherein D₁=100%, and wherein D₂=100%. 10 The multi-layered interconnect structure of claim 7, wherein the first dielectric material comprises silica filled polytetrafluoroethylene, and wherein the second dielectric material comprises silica filled polytetrafluoroethylene.
 11. The multi-layered interconnect structure of claim 7, further comprising: first and second pluralities of electrically conductive members positioned on said first and second dielectric layers, respectively; a first electrically conductive layer within said first dielectric layer; a second electrically conductive layer within said first dielectric layer and positioned between said first electrically conductive layer and said thermally conductive layer, wherein said second electrically conductive layer comprises a first plurality of shielded signal conductors; a plated through hole through the multi-layered interconnect structure electrically connected to at least one member of said first plurality of electrically conductive members, to at least one of said first plurality of shielded signal conductors, and to at least one member of said second plurality of electrically conductive members; and a third dielectric layer positioned on said first dielectric layer and on portions of said first plurality of electrically conductive members, said third dielectric layer substantially overlying said plated through hole, and wherein said third dielectric layer includes a first high density interconnect layer for providing an electrical path from a first electronic device to the first plurality of shielded signal conductors.
 12. The multi-layered interconnect structure of claim 11, wherein said third dielectric layer includes a resin comprising an allylated polyphenylene ether.
 13. The multi-layered interconnect structure of claim 11, further comprising: a third electrically conductive layer within said second dielectric layer; a fourth electrically conductive layer within said second dielectric layer and positioned between said third electrically conductive layer and said thermally conductive layer, wherein said fourth electrically conductive layer comprises a second plurality of shielded signal conductors; and a fourth dielectric layer positioned on said second dielectric layer and on portions of said second plurality of electrically conductive members, said fourth dielectric layer substantially overlying said plated through hole, wherein said fourth dielectric layer includes a second high density interconnect layer for providing an electrical path from a second electronic device to the second plurality of shielded signal conductors.
 14. The multi-layered interconnect structure of claim 13, wherein said fourth dielectric layer includes a resin comprising an allylated polyphenylene ether.
 15. The multi-layered interconnect structure of claim 13, further comprising: a first plated blind via in the third dielectric layer, wherein the first plated blind via is conductively coupled to the at least one member of said first plurality of electrically conductive members; a second plated blind via in the fourth dielectric layer, wherein the second plated blind via is conductively coupled to the at least one member of said second plurality of electrically conductive members. a first solder connection conductively coupled to the first plated blind via; a second solder connection conductively coupled to the second plated blind via; a first electronic device conductively coupled by the first solder connection to the first plated blind via; and a second electronic device conductively coupled by the second solder connection to the second plated blind via.
 16. The multi-layered interconnect structure of claim 15, wherein the first electronic device is a semiconductor chip, and wherein second electronic device is a circuitized substrate.
 17. A multi-layered interconnect structure, comprising: a thermally conductive layer including first and second opposing surfaces; a first dielectric layer compressively coupled to said first opposing surface of said thermally conductive layer under a pressure between a minimum pressure of about P_(1MIN) and a maximum pressure of about P_(1MAX) and at a temperature between a minimum temperature of about T_(1MIN) and a maximum temperature of about T_(1MAX) wherein the first dielectric layer includes a first dielectric material, wherein T_(1MAX) constrains a ductility of the first dielectric layer to be at least about D₁ when the first dielectric layer and the thermally conductive layer are subsequently under atmospheric pressure and at ambient temperature, and wherein T_(1MAX) depends on D₁ and on the first dielectric material; and a second dielectric layer compressively coupled to said second opposing surface of said thermally conductive layer under a pressure between a minimum pressure of about P_(2MIN) and a maximum pressure of about P_(2MAX) and at a temperature between a minimum temperature of about T_(2MIN) and a maximum temperature of about T_(2MAX), wherein the second dielectric layer includes a second dielectric material, wherein T_(2MAX) constrains a ductility of the second dielectric layer to be at least about D₂ when the second dielectric layer and the thermally conductive layer are subsequently under atmospheric pressure and ambient temperature, and wherein T_(2MAX) depends on D₂ and on the second dielectric material
 18. The multi-layered interconnect structure of claim 17, wherein D₁=8%, and wherein D₂=8%.
 19. The multi-layered interconnect structure of claim 17, wherein D₁=100%, and wherein D₂=100%.
 20. The multi-layered interconnect structure of claim 17, wherein the first dielectric material comprises silica filled polytetrafluoroethylene, wherein P_(1MIN)=1000 psi, wherein P_(1MAX)=3000 psi, wherein T_(1MIN)=670° F., and wherein T_(1MIN)=695° F., wherein the second dielectric material comprises silica filled polytetrafluoroethylene, wherein P_(2MIN)=1000 psi, wherein P_(2MAX)=3000 psi, wherein T_(2MIN)=670° F., and wherein T_(2MIN)=695° F. 